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 0	 INTRODUCTION
This report is submitted to summarize work accomplished by Librascope
on Contract NAS 12-72, Modification 2 during the calendar quarter ending
30 Jtme 1968.
2 1 0 SUMMARY
In thim, .reporting period, 1 April through 30 ,Tune, 500 Sylvania SG-140
tes	 -gens were received. Effort was concentrated on preparing the
Beta	 :iot procedure and developing and verifying test methods. Con-
currently, the specimens were inspected, grouped and serialized and
initial d-c and pulse measurements were completed. The vibration/shock
mounting fixture has been designed. The motherboards for d-c measure
-ments at temperature extremes were received and 2 scanner cables
assembled.
3.0 ACCOMPLISHMENTS
3.1 Receipt of Test Specimens
	 Five hundred SG-140 specimens
were received at Libraseope on May 7. The specimens were inspected,
serialized and grouped as follo•;ws
Group I
	 14 specimens (2 Best Available and 3 from each
of the other defect categories)
Group II
	 6 specimens Best Available
Group III
	 25 specimens Surface Particles
Group IV
	 25 specimens Surface Blemishes
Group 'V'	 25 specimens Metali:zation Defects
Group VI	 25 specimens Bridging
Croup VII
	 100 specimens, 25 from each defect category
80 specimens retained for back-up and special testing.
200 specimens returned to NASA/ERC
All specimens for which preseal photos were available were included in
Groups II through VII.
3. 1. 1 Testing Prior to Shipment The 500 specimens were sub-
jected to the following tests at Sylvania prior to shipment, W, the sequence
indicated:
(A) Five temperature cycles, -65 to +ZOO degrees C, 15 minutes
at each extreme.
(5) Acceleration at 30, 000
(C) Bake at +300 degrees C for 48 hours
(D) Electrical tests, d-c and a-c
(E) Helium Leak test and oil bubble at +150 degrees C
3.2 Detailed Test Procedure The detailed test procedure was
completed during this quarter and is attached as Appendix A. The pro-
cedure reflects new test objectives for the $0-140 specimens. The test
program will attempt to relate visible surface defects with device re-
liability and to identify expected failure modes associated with defect
categories. Failure mechanisms shall be accelerated by subjecting groups
of each defect category to the following environmental stresses in a non-
operating mode-,
High Temperature Storage
Temperature Cycling
Acceleration
Shock
Vibration
All surviving specimens will subsequently be subjected to an operating life
test at +125 degrees C and maximum load. The d-c parameters selected to
define device performance initially and following exposures to environmental
extremes are as followst,
Input leakage current (IR)
Output leakage current (IRO)
Input load current (IL)
Output logic ''0" level (VOL)
Output logic "I" level (VOH)
Supply voltage breakdown (BV)
t3. 3	 E'leetrical Parameter Measuarem.ents	 The d-c parameters
listed, in paragraph 3.1 were measured on all specimens in the as-received
condition and will be measure, d again following each environ, men,tal exposure.
Input leakage, input load and output leafage currents were measured asr
described in the test procedure using the forcing functions prescribed in the
test procedure and the Sylvania SG-140 specification. 	 Output logic "0"
level (VOL) was measured at Vin= 2. 0 volts and output logic "I II Level (VOH)
was measured at Vin= 0. 80 volt. 	 These voltage levels are closer to Lnput
threshold levels than those prescribed in the Sylvania SG-140 specification
(2. 8 and 0.45 volts respectively). 	 Measuring at these levels will identify
input threshold voltage failures and provide a mews ,ire of maximum noise
immunity as well as locating improper VOL and VOH levels.	 Furthermore,
the input voltage will be applied to both inputs simultaneously to help identify
failure conditions at the normally unmeasured inputs Supply breakdown voltage
(BV ) shall be measured at ICC= 10 milliamperes. 	 Measuring BV at higher
values ofIC C begins to overstress the device.	 All parameter failures will be
recorded in the failure log described in the test procedure, Appendix A.
None of the d,-c parameter data accumulated thus far has been subjected to
review or analysis.
3. 3.1 Pulse Measurements Gate switching characteristics were
measured as prescribed in the Sylvania SG-140 specification except the
measured gates were driven directly with a Rutherford B-14 pulse generator.
The measuring circuit is shown below. The following parameters were
measured on all specimens of Groups I through VII:
Tern-on propagation delay (Tpd on)
Turn-off propagation delay (Tpd on)
Output rise time (tr )
Output fall time (tf )
None of +he switching parameter data accumulated thus far has been subjected.
to review or analysis.
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3. 3. 2 Gate Input Capacitance Measurements
In order to provide worst-case maximum fan-out loading for each gate
during the life test, gate input capacitance was measured on several
specimens. The devices under test were installed in Augat carriers
and wired directly to a Boonton Capacitance Bridge. The test signal
was 150 millivolts peak-to-p.eak at I megahertz. The test was per-
formed with VCC on and the measured input biased at various levels
between 0. 5 and 3. 0 volts D. C. Loading and unloading the output did
not significantly affect the measurement. The capacitance readings
varied, generally, between 2. 9 and 3. 3 pitofarads. Consequently a
56-picofarad capacitor was selected as worst '-case capacitive loading
for a fan-out of 15 per gate.
3.4 Vibration/Shock Mounting Fixture
	 The mounting fixture
designed for vibration and shock testing is shown in Figure 3 of the test
procedure, Appendix A. When mounted the specimens are sandwiched
between two 0.25-inch rubber pads and two 0. 5-inch aluminum pla-tea
8
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3.5	 Hia!i, T'omPeratuTe Storage Testes 	 Three 80-140 specimens
are currently undergoing a, 240-hoar storage test at +200 degrees C.
	 The
test is being performed to establish confidence that the devices can with-
stand storage at this temperature.
	 This test was attempted previously and
following the 240-hour exposure several reverse leakage failures were
encountered.	 These failures were attributed to the high temperature exposure
and the test wa q; subsequently repeated at +175 and +150 degrees C an 2
new specimen groups.
	
Following the exposures at the 2 lower temperatures,
several input breakdown voltage failures were uncovered.
	 (Note-. For these
tests all d-c parameters listed in the Sylvania SO-140 specification were
measured).	 These parameter failures were inconsistent with the previously
measured input leakage currents which were found to be within the pre-
scribed limits.
	 These 2parameters are related and failure of one usually
means failure of the other.
	 To verify these results, measurements of input
leakage currents were repeated and found to have increased significantly
over the previous measurements (those performed prior to breakdown voltage
tests).	 The breakdown voltage parameters (BV in ''I'' and BV in 11 0 11 ) are
measured by forcing the parameter limit and measuring the forcing function.
Examination of the measuring circuit and some representative readings
disclosed that the measurement procedure can overstress the device under
test.	 Power dissipations at the measured inputs were computed and, in
many cases, found to be 7 milliwatts or more, whereas the specified dissi-
pation for the entire device is typically 15 milliwatts at a 50 percent duty
cycle.	 The reverse leakage failures could no longer be attributed to the
high temperature e2zposure, consequently the test at +200 degrees C is being
re peated.	 The breakdown voltage parameters wih no longer be measured
on any SG-140 devices. 	 The 3 specimens currently under test have been
subjected to tests for all d-c parameters listed in the SG-140 specification,
except BV in I 'l l ' and BV in "0".
3.6 D-C Parameter Me4surelmento at Temperature Extreme
D-C parameters at tempierature extremes (+25, - -5 5 - +125-degree=s
are currently being measured in accordance with the test procedure,
Appendix A. The device motherboards have been received and 2 scanner
cables assembled.. The photograph on page 6 shows the measurement c on
figuration for all 3 temperatures. To avoid moisture condentat-Ion on the
external connector pins, when testing at -55 d-'egr6ea C, the t- ha-m'btr door
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3.6 C ontinuea
was con, pletely disaaaerabled and reassembled with silicone rubber gaskets
and sealants. The door is offeativeli pressure tight except for leakage
paths th roagh the conzeators. Wtan the chamber is at -66 degrees C, a
source of, dry nitrogen in connected to a pr assure fitting in the door. A
cona,tant flow in maintained through the door and out through- the c ornectore
thus preventl ng contact between cry nntotor pins 4.ad room, air. If the test
condition, to maintained too long however, any 'Ice ;forming on the external
door surface, begins melting and the resulting water can flow onto the con-
nector pins. This problem.- is avoided by using hot air blowers, when
necessary, to keep the external door surface above the dew point temper-
ature.
4.0	 CONCLUSIONS AND RMCOMMENDATION
4.1	 bagA B-reak4o-wx-i Voltage,, -	 Librascope recommends that no
in; Put breakdown voltage :measure^ ment-s be attempted on 80-140 devices
I - --f	 I	 --lated).	 Any breakdown voltage("Alone are currently co:ntemp	 measurements
are generally dangerofus, especially so if the measurement is to be repeated
several tim es.
4.2	 H	 h	 -m	 =Tve Sto r- , go	 Librascope will comment on the,Up Tar gerAt	 a-. 1
A%
U
a-.dv( sabilit	 of high te =- perature storage at +200 degrees C in the July Monthly
r og re a s R e Port.
ft 4. 3	 D - Q P-gi r g,	sue @r Measurements 	 in- 	 Librascope will cont ue- g,- ,:r	 q	
metasurri-nIg d-c- paramret-e rs using th.e modified forcing functions described in,
paragraph 3. 3 unless otherwise instructed by NASA/ERC
4.4	 L&fg T,,e s , Load, n
	 The life test loa ing circuit will be as^f	 g- t LP-	 -,;,-,,g	 d
ndi- - A and paragraph 3. 3. 2 of thise	 'r	 edu lre , Appe ixdescribed. in the 't. mepto'	
.	
'P,	
report- unless oth-'--ervkse raaodifeed by NASA/ERC.
41.5	 g cha rac te ri stic s s h a 11, b ett*q er --;t g's	 Swit	 vin
measurede.4 in ttWiAf-1J;ynil,a	 y.	 Thwe data sh-all be used only for initial device char-
acIter-za m and	 ble,	 que^nt- failure mode i nvet	 .i l	t"i	 po*vi	 subs, el	 -'tizations
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t1.0 SCOPE
1. 1
	
Purpose	 This document details procedures for selectively
accelerating and identifying failure mechanisms in Sylvania microcircuits
that have been grouped into 4 visible surface defect categories. The
testing described herein shall attempt to identify any relationship between
cosmetic surfac, defects (discovered in preseal visual inspection) and
actual device reliability. The tests shall also provide data for defining
which surface defects are critical . This surface defect study shall be
performed in accordance with NASA Contract NAS 12-72, Modification 2.
1.2 Environmental Stresses- Device failure mechanisms shall be
accelerated by exposing groups of each defect category to the following
environments:
High Temperature Storage
Temperature Cycling
Acceleration
Shock
Vibration
" Life
All environmental exposures will be performed with the device in a non-
operating mode.
1.3 Test Data- Electrical parameters at each measurement point
shall be measured on a semiautomatic circuit tester (described in section
3), hand recorded ox! 80-column sheets, and transferred to 80--column IBM
punch cards. Environmental profiles shall, be described on laboratory
certification sb.eets and/or multipoint recordings.
2. 0 APPLICABLE DOCUMENTS
The following documents form a part of this procedure as specified herein.
In the event of conflict between this procedure and any document listed,
this procedure shall govern.
Number	 Title
NAS 12-72	 NASA Contract, Study of Failure and Reliability of
Microelectronic Devices.
1-11 	
-2-
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Number	 Title
SG-140	 Sylvania Specification, Quad Two input NAND Gate.
MIL-STD-883
3. 0 TEST PROGRAM DESCRIPTION
3.1 Test Specimens- This Surface Defect Study shall be performed
on 220 Sylvania microcircuits that could not meet the preseal visual in-
spection requirements imposed jointly by NASA/ERC and Librascope. The
specimens under study have been grouped into 4 different defect categories.
The specimens are Sylvania SG-140 quad gates, belonging to the monolithic,
epitaxial, saturated, transistor-transistor logic family. Each specimen
package contains 4 gates, consisting of a 2 input AND gate followed by
an inverting amplifier and a complementary output. The metalization
system is aluminum-aluminum. Each gate of the quad functions as a pos-
itive logic NAND element. The quad gates are packaged in a TO-85
ceramic, 14-lead flat pack with a Kovar base plate. Approximately 20 per-
cent of the devices under test shall be photographed prior to sealing. The
photos shall be used, where possible, to relate failure mechanisms to
visible defects.
3.2 Surface Defect Categories
-
- Following are the defect categories
selected for this testing, by specimen Group number:
Group II	 Best Available
Group III	 Surface Particles
Group IV	 Surface Blemishes
Group V	 Metallization Defects
Group VI
	 Bridging
Definitions of these defects and the criteria used to establish candidacy for
each category are described in Appendix A.
3. 3 Specimen Grouping and Serialization - Table I describes the
specimen groups, defect categories, and associated serial numbers.
-3-
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C
Table I, Specimen Grouping
Group Defect Serial Quantity
No. Category Nos.
I (Control) 101-114 14
II Best Available 201-206 6
III Surface Particles 301-325 25
IV Surface Blemishes 401-425 25
V Metalization Defects 501-525 25
VI Bridging 601-625 25
VIIA Surface Particles 326-350 25
VIIB Surface Blemishes 426-450 25
VIIC Metalization Defects 526-550 25
VIID Bridging 626-650 25
The 220 test specimens shall be identified with numbered adhesive labels.
The labels shall be placed on the K.ovar base of the device and shall not
cover any manufacturer's identification markings. A cross reference list
of Librascope serial numbers versus the manufacturer's serial .,lumbers
shall be maintained throughout this test program.
3.4 Test Sequence The sequence of tests for each specimen group
shall be as indicated in the flow chart of Table II. Group I, consisting of
3 devices from each of the 4 defect categories plus 2 from the Best Available
category (total of 14), is the control or verification group. The control
group shall not be subjected to any environments, they shall be used only to
verify test condition programming prior to each parameter measurement.
Groups II through VI shall be subjected to the environmental sequence shown
in Table II. Group VII shall be placed in life test following initial parameter
measurements.
3.5 Electrical Parameters Table III lists the parameters to be measured
initially and following each environmental exposure. For input parameters,
only one input of each gate will be considered. Figure 1 shows the pin con-
figuration for the TO-85 flat pack while Figure 2 is a nominal schematic of
one NAND gate of the quad set. After programming the Integrated Circuit
-4-
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TABLE II
TESTING SEC^UENCE FLOW CHART
GROUP GROUP GROUP GROUP GROUP GROUP
lI III IV V VI VII
G ,EACH 125 EACH 25 EACH 25 EACH 25 EACH 100 EACH
INITIAL INSPECTION, GROUPING, SERIALIZING, INSTALL IN CARRIERS
INITIAL PARAMETER MEASUREMENTS AT ROOM TEMPERATURE (MP l)
D-C PARAMETER MEASUREMENTS AT +25° C MP E
D-C PARAMETER MEASUREMENTS AT -55° C (MP 3)
D-C PARAMETER MEASUREMENTS AT +125° C (Ma 4)
-1	 -T-	 I	 -
HIGH TEMPERATURE STORAGE
D-C PARAMETER MEASUREMENTS MP 5
TEMPERATURE CYCLING
D-C PARAMETER MEASUREMENTS (MP b)
ACCELERATION
	
D-C PARAMETER MEASUREMENTS (MP 7)
	 1
SHOCK
D-C PARAMETER MEASUREMENTS MP 8'
VIBRATION
D-C PARAMETER MEASUREMENTS (MP 9)
FINE AND GROSS LEAK TESTS
X-RAY
D-C PARAMETER MEASURMENTS (MP 10)^^ - I	 --- I	 -
LIFE TEST AT +1Z5 °CT^ T
D-C PARAMETER MEASUREMENTS ( REFER TO TABLE IV)
-5-
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Figure 1-	 TO-85 Flat Pack (SG -140)
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Figure 2-	 Nominal Schematic of one
SG-140 NAND Gate
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3. 5 Continued
Tester for a given parameter measurement, and before measuring any
test specimens, the programmed test conditions shall be verified by
measuring the control group (Group I) devices.
3.6 Integrated Circuit Tester The test conditions, parameters and
forcing functions listed in Table III will be programmed and measured with a
Redcor 990 Integrated Circuit Test System. This tester is a semiautomatic
tester for digital integrated circuits. It provides forcing functions program-
ming at relatively high testing speeds for all d-c parameters as well as
most dynamic and functional parameters in conjunction with an oscilloscope.
3.6. 1 Functional Description
a. Forcing functions
Constant Voltage supplies (3)
output Voltage : f 100 Vdc at 1 100 ma
Regulation: t 0. 01% :h 1 my
current limiting capabilities
Constant current source
output current: 1100 ma at t 100 V
Regulation : t 0. 04% f 1 µamp.
Voltage limiting capabilities
Constant swept Voltage Power Supply
triangular waveform output
output Voltage ± 100 V at f 100 ma
Repetitionrate: DC to 500 KHz
Regulation ±. 0176
 f lmv
Dual section loads Module
Resistance Range: 10 0 to 9, 990 0 in 100 steps
Tolerance t 1. 0%
Capacitance Range 10 pf to 9, 990 pf in 10 pf steps
Tolerance :k 	 + 50 pf stray
capacitance
-8-
3.6.1	 C ontinued
Dual output pulse generator
Repetition rate; 1 Wz to 500 Nz
Pulse Widths 35 NS to 100 µsec.
Pulse amplitude :hIOV (adjustable)
Risetime 7 NS typical
b. Measuring function
Display: NIXIE tube readout
4 digit display
Voltage ranges 10 mv, 100 mv, lv,
5v, lov, 50v, lOOv.
Current Ranges 10µa, 1 ma,
10 ma, 100 ma, IA.
Measuring Accuracy O. loo + 1 count
3.7 Data Coding All electrical parameter data shall be hand
recorded on 80-column data sheets. Entries in the heading columns (1
through 17) for each sheet shall be in accordance with the instructions
in Appendix B.	 The 3-digit device serial numbers shall be recorded in
columns 18 through 20. Parameter data shall be recorded using 4 digits
with a decimal point, in one or more of the 10 data field (columns 21
through 70). Parameter units shall be as stated in Table III. Columns 71
through 80 shall be left blank. The data shall then be transferred to
standard 80-column IBM punch cards using the Hollerith code. No infor-
mation shall be punched in columns 71 through 80 of the cards. The
punched cards shall be forwarded to NASA/ERC for data reduction after
completion of each measurment point.
3.8
	 Failure Reporting All specimen failures (i. e. , mechanical
or electrical parameters that exceed the limits specified in Table III)
shall be listed in the Failure Log shown in Appendix D. In each instance
a statement indicating whether or not a failure analysis was performed
and specimen disposition shall be entered in the Remarks column.
-9-
Where:
VIN T
Vin = 4. 5 v
4.0 PROCEDURE
4.1 Grouping Serializing and Ins ect on Upon receipt 220 spec.
imens shall be selected, grouped and serialized in accordance with
paragraph 3. 3 and Table L The serial numbers shall be 3-digit numbers
the first digit; indicating the appropriate group identification. The devices
for which preseal photos are available shall be selected as test specimens
and so identified. A crass reference between Librascope and Sylvania
serial numbers shall be maintained. The 220 specimens shall be inspected
for any visible mechanical anomalies and installed in serialized Augat
flat-pack carriers (P/N 8075-101). When stored the specimens shall remain
in the Augat carriers and installed in racks.
4.2 D-C Parameter Measurements The d-c parameters Listed
below shall, be measured on all 220 specimens. The Augat carriers shall be
connected to the Integrated Circuit Tester via an adapter card. Measurem+rnt
conditions and forcing functions shall be programmed into the Integrated
Circuit 'Tester as prescribed in 'Table III and Appendix C, Program Work-
sheets. .Allowable parameter limits shall be as stated in 'fable III.
Note:	 For all input measurements, only one input of each gate cf the
quail set (pins 1, 5, 8,12) shall be considered.
Atl measured parameters shall be recorded on the appropriate 80-column
data sheet using 4 digits with a decimal point. Where the measurement module
does not provide 4 digit resolution, zeroes shall be added.
4. 2. 1 input Leakage Current (IR) Reverse leakage current shall be
measured at 1 input of each gate (pins, 1, 5, 8,12). The measurement con-
ditions shall, be as follows:
Q VCC
cc-- 5. 0 v
After programming, the measurement conditions shall be verified by meas-
uring Group I before proceeding to any other specimens.
-10-
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4.2.2 Out2ut , Leakage Current (IR 0) Output leakage current shall
be measured at each gate output with measurement -conditions as shown
below.
QVCC
of
Ro	
= - Vo Wr
Where, V outg 5.5 v
Vcc= S. 0 v
After programming, the meastirement conditions shall be verified by
measuring Group I before _proceeding to any other specimens.
4.2. 3 Output Voltage L ow (Vol,) The low level output voltage shall be
measured at each gate output as shown below.
.. V,	 Q VCC
After programming, the measurement c onditioris shall be verified by
measuring Group I before proceeding to any other specimens.
VIN
Where; Vin 2.0 v
Vcc" 5. 0 v
I0 = 20 ma
-11-
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4.2.4 Output Voltage High(Voh) The output voltage high Mate
shall be measured at each gate output as shown below.
► It
Where; Vin- 0. 8 v
Vcc= S. 0 v
Io= 1.5 ma
Ater programming, the measurement conditions shall be verified by
measuring Group I before proceeding to any other specimens.
4. 2. 5 lnput Load Current UL) input Load current shall be measured,
imposing the conditions shown below, at one input of each gate (pins 1, 5, 8,12)
Q VCC
L v.N T Z
Where;	 Vin = 4. 5 v
Vcc = 5.0 v
After programming, the measurement conditions shall be verified by
measuring Group I before proceeding to any other specimens.
4.2.6 Breakdown Voltage (BV) Breakdown voltage measurements
shall be performed at the conditions shown below.
X-\ Q VC C
Where:
	 Icc= 10 ma
After programming, the measurement conditions shall be verified by
measuring Group I before proceeding to any other specimens.
_12-
4. 27 Failurere Lo All pa rameter measurements exceedingLog
	 ^	 g
the limits shown in Table I shall be recorded in the Failure Log as
described in paragraph 3. 8.
4.3 Environmental Stresses	 r, ol.lowing initial parameter meas-
urements the Group VII devices will be placed into the life test spec-
ified in paragraph 4. 3.,9. Group 11 through VI shall be subjected to
environmental stresses in the or(.per shown below to accelerate any
faililre modes associated with surface defects. The Group I devices
shall not be exposed to any environmental stresses and shall be used
solely for verifying measurement conditions prior to any parameter
measurements.
4, 3.1 D-C Parameters at Tem ,rature Extremes	 D-C parameters
shall be measured as described in paragraph 4.2 on all specimens of
Groups II through VI at each of the following temperatures:
+ 25 degrees C
- 55 degrees C
+125 degrees C
t The specimens, mounted in Augat carriers, shall be installed in 14-pin
connectors mounted on 4iO-pin mother-boards. 	 Kelvin connections shall
be provided up to the 14-pin connectors.
	
The mother-boards shall be
installed in a chamber door equipped with 10 feed through connectors.
The specimens shall be measured from the outer side of the chamber door
using a 28-pin scanner card connected via cable to the Integrated Circuit
Tester.	 At each temperature level, measurements shall commence not
less than 30 minutes after the chamber temperature has stabilized to
within ± 2 degrees C of the specified level. 	 Gradients within the chamber
s shall. not exceed 3 degrees C. 	 Temperature stability and uniformity shall
3 be verified by monitoring 3 thermocouples located throughout the chamber
near the specimens., The same parameter limits specified in Table III
shall apply to these measurements except the limits for Voh shall be ex-
tended
	
follows:as
at -55 degrees C, V O i= 2. 80 v min.
at +125 degrees C, V OH = 3. 30 v min.
I 	 -13-
4. 3.2 High Temperature Storage All specimens of Groups II
through VI shall be subjected to +200 t5 degrees C for not less than
40 hours in a stored (nonoperating) configuration. The specimens
shall be removed from the Augat carriers for this exposure and
installed in a suitable high temperature container that presents no
obstruction to air flow around the specimens. luring the exposure
the specimens shall not be allowed to make direct contact with any
chamber walls. After completing 240 hours the specimens shall be
allowed to stabilize at room temperature for at least 24 hours.
4.3.2.1 Measurement Point 5 .After stabilizing at room temp-
eraturefor 24 hours the specimens  s all be examined ^`'or mechanical.'
damage and reinstalled in the Augat carriers. D C parameters shall
be measured as specified in paragraph 4. 2.
4.3.3	 Temperature Cycling All specimens of Groups II through
VI shall be subjected to 10 continuous temperature cycles in a stored
(nonoperatirg configuration) . The specimens shall be removed from
the Augat carriers for this test and installed in a suitable container
that presents no obstruction to air flow around the specimens, Each
cycle shall consist of at least 2 hours at -65 f 5'C and at least 2 hours
at +200 +- C. Transition time between temperature extremes shall
not exceed 30 minutes. A single chamber, equipped with 2 temperature
controllers and a timer, shall be used for this test. At completion of
the temperature cycling exposure the specimens shall be allowed to
stabilize at room temperature for at least 24 hours.
4. 3. 3. 1 Measurement Point 6 After 24 hours at room temperature
the specimens shall be examined for mechanical damage and reinstalled
in the Augat carriers. D-C parameters shall be measured as specified
in paragraph 4. 2.
4. 3.4 Acceleration All specimens of Group II through VI shall
be removed from the Augat carriers and subjected to acceleration ex-
posures in the YI and Y2 directions as follows:
YJ
EBAS	
YA.
-14-
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4. 3. 4
	
C ontinued
The specimens shall be restrained to the centrifuge magnetically.
The applied acceleration shall be 30, 000 g for not less than 30
seconds in each direction.
4.3.4.1 Measurement Point 7. Following the acceleration expos-
ures in 2 directions the specimens shall be examined for mechanical
damage and reinstalled in the Augat carriers. D-C parameters
shall be measured as specified in paragraph 4. 2.
i
4. 3. 5
	 Shock. All specimens of Groups 11 through VI shall
be removed from the Augat carriers and subjected to shock pulses in
the Y l and Y2 directions. The applied shock pulse shall be 1500 g
at 1± 1/2 ms duration. The specimens shall be mounted in the rigid.
fixture shown In Figure 3 and subjected to 5 shock impacts in eachg	 ^	 p
direction.
4.3.5.1 Measurement Point S. Following the shock exposures
the specimens shall be examined for evidence of mechanical damage
and reinstalled in the Augat carriers. D-C parameters shall be meas-
ured as specified in paragraph 4.2.
4. 3.6 Vibration. All specimens of Groups II through VI shall be
removed from their Augat carriers and mounted in the fixture shown
i in Figure 3. The specimens shall be subjected to 3 vibration cycles
in each of their 3 major axes. Each cycle shall consist of a frequency
sweep from 100 to 2000 cps at 30 g. The frequency shall be varied
logarithmically from 100 to 2000 to 100 in not less than 4 minutes, for
a total duration of 12 minutes per axis.
4.3.6.1 Measurement Point 9. Fcllowing the vibration test, the
specimens shall be examined for evidence of mechanical damage and
reinstalled in the Augat carriers. D-C parameters shall be measured
ass pecified in paragraph 4. 2.P	   P
4.3. 7 Fine and Gross Leak Test. All specimens of Groups II
through VII shall be removed from their Augat carriers and subjected
to fine and gross leak tests. The test for fine leaks shall be performed
-15-
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4.3.7	 C ontinued
first, followed by the test for gross leaks. Any gross leak detected
shall constitute a failure. Fine leaks greater than 10- 8 atmospheric
CC per second shall also constitute a failure.
4. 3. g X-Ray Examination All specimens of Groups II through
VII shall be x-rayed in the X axis only. The radiographs shall be
j	 examined under 1. 5X magnification for any evidence of mechanical
damage.
4. 3. q	 Life Test All specimens of Groups II through VIZ shall
be subjected to a 2000-hour (minimum) operating life test at +125 +0 de
-5
grees C. The specimens shall be operated in a switching mode with
each gate output loaded to simulate maximum d-c fanout (15). The
input pulse repetition rate shall be l megahertz. The life test circuit
configuration for each gate shall be as shown below.
VCC
	 VC C
0 _1L
PULSE	 BuFFEA
GE N	 ---
SUL	 '^^°	 C
Where:	 Vcc= 5. OV
C = approximately 15 times the representative measured
value of gate input capacitance_
Input Pulse	 0 to 4 volts (approx. ) 50 percent duty cycle 1
megahertz repetition rate.
The specimens, mounted in Augat carriers sha l l. be installed on 210-pin
motherboards inside the temperature chamber. The chamber door shall
be equipped with 210-pin feed-through connectors. The load circuits shall
be mounted on load boards and connected to the test specimens outside the
chamber. At each of the intervals specified in Table IV, the specimens
g
shall be returned to room temperature and d-c parameters measured as
specified in paragraph 4.2.
-17-
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TABLE IV
OPERATING I'JIFE TEST
MEASUREMENT INTERVALS
Initial Measurement Point 10
250 24 Hours
	
Measurement Point 11
500 48 Hours
	
Measurement Point 12
1000	 48 Hours
	
Measurement Point 13
2000 f 48 Hours	 Measurement Point 14
5.0
	
TEST REPORT
The final test report for this surface defect study shall include but not
be limited to the following:
(a) Identification and descriptions of test specimens and
defect categories.
(b) Descriptions of tests performed.
(c) Summary of test results.
(d) Discussion of failures, modifications and deviations of
test specimens or test facilities.
(e) List of test equipment used.
(f) Appropriate photographs.
-18-
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APPENDIX A
DEFINITIONS OF SURFACE DEFECT OATAGORIES
Kest Available Devices, Groin II
The devices categorized as best available were those having practically
no defects. This included uniform interconnect and active-area metalization,
uniform interconnect width, slight or no porosity, proper metalization
alignment on active regions of transistors and diodes, and no degradation
or scratches harmful to the operation of the device. The overall surface of
the die was free from an extraneous markings left b hotoresist andY	 g	 YP
particles from the metalization large enough to reduce the distance between
any two conducting paths. These devices exhibited no metalized bridging
of conducting paths and no large nonconducting (silicon) particle contam-
ination. No epitaxial degradation occurring in an area with indication of
eventual impairment of the device operation was evident. The devices were
also devoid of any breaks in the SiO2 in a region that would affect circuit
operation or degradation crossing any portion of resistors or interjunetions.
All lead bonds were properly located on the pads, and intimate continuity
between the pads and the external lead sites by apparently good bond contactP	 P
was indicated. No lead bond overlapped the interconnection immediately
projecting from the bond pad. The gold solder under the die was uniformly
spread, with the solder continuously apparent around the entire perimeter
of all devices. In most instances the die was registered squarely in the
cavity included within the lead sites. No die cracks whose direction of pro-
pagation was such that when aggravated might extend into the circuit pattern
were evident. In general, the accepted device was almost perfect struct-
urally and in design as viewed from above, under suitable microscopic
magnification.
i	 Surface Particles, Group III
Surface particles included both conductive and non-conductive materials.
They consisted of fine metallization particles usually in aggregates randomly
distributed over the die surface, and fine particles of silicon adhering to the
surface and remaining from scribing and dicing the wafer and after cleaning
the die. They occurred in large and small areas, overall surface of the die,
between active regions and interconnects, and on the metalization. Candi-
'	 acy of a device for this category was dependent on the severity, location,
andarticle size. Randomly- 	 small-size articles on nonactiveP	 Y	 B	 P
areas not to be affected by the displacement of the particles even to active
regions under vibration, shock, or other environmental means were accepted
if no other defect was apparent. Large particles, conductive or nonconductive
-1-
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Surface Particles, Group M continued
bridging any two metalization strips, anode to cathodes of a diode, or located
between the emitter and collector, base and collector, or emitter and base,
were rejected because they represented potential shorts or leakage paths.
When a large particle was embedded in the epitaxy and occurred over a
resistor and extended to the adjacency of an accompanying resistor, the
device was rejected. It was believed that some of the particles tighly cling-
ing to the oxide step were residues of photoresist remaining from inadequate
cleaning of the device.
Surface Blemishes ,Group IV
Surface blemishes consisting of a single or combination of surface defects,
that could cause breakdown of the device, were cause for rejection. 'These
blemishes included wavy Newton's rings in the passivation, at times as deep
as to the epitaxy; uniform or jagged breaks in the oxide adjacent to active areas,
interconnects, or resistors, pits in the surface of the die; photoresist residues
causing discontinuity in surface areas; deep scratches or, the oxide; excessive
discoloration; residue from insufficient cleaning, which could give rise to
further surface degradation, ionic conduction, or inversion when the device is
operational; and, other artifacts considered harmful to device performance.
Metalization Defects,Group V
Uniformly deposited aluminum metalization, with all contacting points to
active areas and resistors properly registered, was considered an ideal
situation	 However, rejections were defined on the basis of excessive
metalization porosity or a void in an interconnect strip that reduced the
width more than one-quarter of its design width. A deep scratch through
which oxide or epitaxy was 3isible, and extending more than a quarter width
of the metalization, was cause for rejection. Generally, all cracks which
appeared to extend all or nearly all of the width of the metalization were
assigned to this category. Degradation, corrosion, or oxidation on the
surface of the aluminum metalization, depending on its position and
intensity, was also cause for rejection. Misalignment, especially on active
regions, of more than one-half of the active area; bridging of metalization
one-half to full length of the gap between two interconnect sections; and
undercutting more than one-quarter of the design width of the metalization,
subjected th ►
 device to rejection. Excessive metallic granulation due to
improperly deposited metalization, peeling, sloughing, or rising of the1	
-2-
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Metalization Defects,  G rOU 'V continued
metalization froze the surface epitaxy was considered a rejectable
defect. Tool marks and attempted bonds that reduced the bonding area
to sizes considered doubtful of withstanding the rated load, subjected
the device to rejection. Any bond that extended beyond the pad metal-
ization to a strap passing over a resistor path was cause for rejection.
Jagged, thinned down, and narrowed interconnect strips, not easily
defined in the procurement specification b'ut determined on the basis of
t	 oti,.servation, were rejected.
Bridging of Conducting and Active Regions, Group "VI
Any particle of metal, nonmetal, or photoresi
i
st residue, and any
epitaxial degradation between two active regions, causing a bridging,
subjected the device to rejection, and it became a candidate for this
category. Frequently observed bridging of metalization caused by part-
icles sufficiently large to join the matallized paths, usually the inter-
connects, was cause for rejection. Bridging also resulted from particles
lodged between transistor junction areas, or between the cathode and
anode of a diode. In a few cases a particle was seemingly lodged between
two parallel- running resistors and within the SiO.or in the epitaxy.
Excessive oc ,urrence of small particles on any one circuit area, that
could produce a donductive path between sections of the circuit, was
cause for rejection. Infrequently, epitaxial defects channeling any two
active regions were also criteria for this category because a voltage
breakdown could easily occur in that section when the device is operational.
.p
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APPENDIX $
HEADINGS FOR 80 COLUMN DATA SHEETS
Test Code - columns 1 and 2 coded 00 in all cases.
Com onent Code - columns 3, 4 and 5 coded 001 in all cases
Type f Test - column 6
Coded 1 for accelerated environments plus life test (Groups I thru VI).
Coded 2 for specimens subjected to life test only (Group VII).
Group Code - columns 7 and 8
Coded 01 for Group I
Coded 02 for Group II
Coded 03 for Group III
Coded 04 for Group IV
Cooled 05 for Group V
Coded 06 for Group VI
Coded 07 for Group VII
Tem erature Code - columns 9 and 10
Coded 01 for measurements at 25*C (room ambient)
Coded 02 for measurements at - 55 °C
Coded 03 for measurements at +1.25°C
Group Measurement Number - columns 11 and 12
Code numbers assigned to measurement points as follows:
01 Initial parameter measurements
02 Parameter measurements at +25*C (in chamber)
03 Parameter measurements at - 55 °C
04 Parameter measurements at +125°C
05 Post-High temperature storage measurements
06 Post-temperature cycling measurements
07 Post-acceleration measurements
08 Post-shock measurements
09 Post-vibration measurements
10 Initial life test measurements
11 Parameter measurements after 250 hours
12 Parameter measurements after 500 hours
13 Parameter measurements after 1000 hours6
t	 -l-
t., a	 .. r	
•	 71
	
_
Croup ,Measurement Number
	 columns 11 and 12 (continued)
14 Parameter measurements after 2000 hours
15 Parameter measurements after 3000 hours
16 Parameter measurements after 4000 hours
17 Parameter measurements after 5000 hours
Number of Parameters - column 13
Coded 8 - card 1
Coded 8 - card 2
Coded 5 -	 card 3
Number of Last Field ., column 14
Coded 8 - card 1
Coded 8 - card 2
Coded 5 - card 3
Number of Cards - column 15
Coded 3: all cases
Number of this card - column 16
Coded. 1 for card. 1
Coded 2 fo-h- card 2
Coded 3 for card 3
Data Form Code - column 17
Coded 1 in all cases (decimal)
Item Number - columns 18, 19 and 20
Serial numbkipr of device under test (e. b , F	 2OI,	 202,	 203,	 etc. )
Data - columns 21 thru 70
Ten fields of five columns each.
t
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APPE1` DIX C
PROGRAM WORKSHEET
De sc ription
i
The body of the Program Worksheet is divided into two sections
(refer to pages 2 and 3). The first seven rows are divided into eigbo
columns representing each of the ;forcing functions. Each of the eight
columns is subdivided into columns which represent the switch settings
on each of the forcing modules. The bottom twenty rows are divided into
eight major columns representing the required procedures for testing,
measuring and recording test results.
Application
The entries on the top seven lines are the forcing functions for
each parameter- listed and corresponds to the number in the left margin
of the lower section. Each parameter requires a separate line since
the forcing functions vary for each parameter. At the bottom of the Work
Sheet one line is assigned for each test. The vertical columns, numbered
1 through lb, correspond to the pin numbers of the device. Since the
SG-140 is a 14 lead device, only 14 vertical columns are used. Each
entry in the 14 vertical columns corresponds to a forcing function applied
to that particular pin. The "Limits" column and the "measure" column
provide the operator with the tolerances as well as the metering range
and units. The "measuring line" ^:)lumn designates the required forcing
function to be applied to the measurement point when the measurement
is made.
Before any specimens are tested, the program Worksheet is verified
by using it to set up each parameter on specimens of the contr ol group
(Group 1).
s
i
D
Q	 ^_
W : ^^	
^
I
Z, ^	 C e ^ P ^ x
^ ^^
IZ
i
z
0
cc I
uj oc
CA. CA co co, C'% ab C%
WIZ
it
Z
o
U) CC CCI to cm Q6
':4
A C^ cul CA.
oi I
w
D
Z
6W
4b
OC
2g
w
Z
0
> 0 O
0
A l I
Z
a:  VI aM
D tv
0 1 a l 0 a O® a o
0 Ul5 kb lD (5 0 0 CQ ca cc CQ Co 04 to CA
co l7 l7 am QQ QQ C4 ca ca to CQ
O
O 1
w
>
CIOco ca taq mw I
L) O
-
a0 a4 ca to CIO co Cal I
LI (5 (Z) 40 C) a C3 0 0 40 4^1
"AS
k5 to CQ ca cc, to am co.6iJ1	 00
cb
>
CQI	 CQ" co
I
ca
CaI tol am co
I_ J >*
ti 0 0
E "b CQ cn ca co cm
CO aD co co CO0
'>;
c: c	 o
^
of
i
U)0.w >- C^
ci
M Z UtzIc
w 0 '7.'N CV)	 w	 r^	 w 0 cm CV) v N ao	 ch
>- CL
CIO
w
W
W
< w
O 0
acO
:$i
can 
LU
cr
P
0
 rrO
W
AJ
W
a o
^ O
CL
rU.
O
W
w
N Q
C) a
a ^
O
^ G
WX
L
W
_` M
aO
3 °'
Q
a G
O ^'Wa ^,
a
m
CL
 
a.Q
oa ^
,.
I 	 I
w
CL
w
w U
Q wD 0
I
r
c
^
!
wl
W X
cc; 6
Ii
i
(
o4 = .^ . t! .-. z I
_' ^ ^ k	 1 '^
f
€O
cr,
w
`^I ^ R I
a
I
W Z
,. h a0 'Y
I1 z IL
alzM . 0
O I 4f Uui 14^
-j OI
w
w
z to Lo to t,
4
n
ii E l91 f
^
w ps = `_ <
W
Jp'
> Q ^'^ M n'f f "1
.^ Z
O
F-
z
X a= OO 10c v
h
W)
O ^ ^ O 0 0 A O
w -'
CY
•- O O O O l7
Oy .- O O 0 O O
O
U) l^ v U c9 l9
U za °' CIO CCA CIO
_
w
^Go O O O O l^..
-^ u
►- O O O O Ow
y am co CQJO
t O Q` O O V'
m ^
^^
dd
J 0 0 0 0 QW _
Q' 
w
IS
QO I
F-N
CZ CO (^
0^ Oy ^'t ?^ OOi Or O I V
>^ c O I
1- Ul i
W>- cQ
C CY
_ Z
^•
I I
N (^
U1 7
^-	 N	 l+) I	 I N	 t0"Oi R a0 O) O ^r	 ^- N^- r)^- r•- M 0r-	 ^- )^r wr 0r ON
r
r
cc
O
1
Mi
Y.
